Fabrication and Characterisation of U Groove Power MOSFET by Majumdar, B
dianJ.Phys. 71A(J), 11-18 (1997)
I J P  A
— an international journal
imbrication and characterisation of U groove 
>wer MOSFET
B Majumdar
Deportment of Electrical Engineering, iadavpur University, 
Calcutta-700 032, India
Received 1 September 1995. accepted 6 March 1996
Abstract : Discrete MOSFETs with a modified truncated V-groove gate structure (in the 
shape of a 'U') has been fabricated on p-type Si. This structure has been fabricated by 
conventional IC technology processes using four masks only. The measured 1- Vcharacteristics 
of the fabricated devices shows some deviations from the ideal MOSFET due to unintentional 
presence of parasitic components because of the specific geometry of the device. To account for 
these deviations, a simple equivalent circuit is developed incorporating parasitic resistance 
components to explain the observed I^V characteristics and it is modelled with the circuit 
simulator SPICE.
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| Introduction
£h current handling capability, good speed of operation and relatively high breakdown 
itage are some of the essential requirements for MOSFETs being used as switching 
nents in a power circuit. Unfortunately, short channel MOSFETs have good current 
dling capability but they suffers from relatively low punch-through voltage. However, 
[ MOSFETs with gate structure in the form of a U groove, (e.g . UMOS) [1,2], it has 
found that the punch-through voltage is comparatively high, since the barrier 
ering phenomena and other hot-electron effects are suppressed due to the presence of 
groove comer [2,3]. The on-resistance of these devices are also low due to the absence 
; n-drift region. Moreover, it has been reported recently [4-7] that Power MOSFETs 
trench gate structure, have very low on-resistance as compared to other common 
ires.
In this paper, the fabrication of a 12 pm channel length and 110 pm channel width 
cated V-groove MOSFET ( i .e . U-grooved gate structure) has been presented. The
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electrical characteristics of the fabricated device and its associated electrical parameters! 
including the equivalent circuit modelling has been discussed.
2. Fabrication
The cross-scctiona! view of a truncated V-groove lateral MOSFET using a four masfj 
process is shown in Figure 1. Here, we have considered a p-type (100) Si (for ^-channel 
devices) substrate having resistivity of 4.5 £2. cm as our starting wafer. However, thj 
processing steps for a p-channel device are same provided the starting wafer must be n-typj
Si with (100) orientation. Thick thermal oxide (5000 A) is grown on the p-type chemically!
■r
cleaned (100) Si wafer. Windows are opened to define the active device areas of length!! 
200 pm and breadth 110 pm, using the first mask. A masked phosphorous diffusion (usinJj 
liquid POC1* source maintained at 10°C) is performed through these windows in J  
controlled three-zone diffusion furnace for 2 hours predeposition and 15 mins cjrive-inai!
1100°C for having a junction depth of approximately 3 pm. Using the second mask, 
rectangular window is opened on diffused layer through which anisotropic etching of $J| 
is performed. The anisotropic etchant used here is 80% hydrazine hydrate maintained au|J 
temperature of 110°C [8]. The etchn g time has been so chosen that the V-groove etching] 
not complete. This type of etching will result in a truncated V-groove or U-shaped structure  ^
Further, the etching is so controlled that the junction depth is less than the depth of iln| 
groove as shown in Figure 1. Measurements with interference microscope reveals that thd 
width of the groove is 8 pm at the bed. This truncated V-groove separates out the souri|| 
and drain region of the MOSFET. The gate oxide of the device is grown thermally having?! 
thickness of 1000 A. Using a third mask, windows are opened over tffc source and drair^  
region for contact holes. Aluminium is deposited over the masked oxide and ifir§ 
metallisation is patterned to define bond pads and gate metal formation. Finally, the sampfl 
is annealed at 425°C for 5 mins in N2 ambient. Figure 2 shows the photographs of a typiu|| 
truncated lateral V-grooved MOSFET which has been fabricated.
Figure 1. Cross sectional view of a lateral truncated V-Grooved MOSFET.
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Figure 2. Photomicrograph of the top view of a truncated V-Grooved MOSFET.
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3. Results and discussions
The fabricated MOSFET is characterised by measuring the d.c. /- V  characteristics 
with substrate kept at ground potential as shown in Figure 3a. The specific on-resistance
Figure 3(a). Measured dc ip -V p s  characteristics of a truncated V-Groovred MOSFET.
Figure 3(b). Ideal Ip-Vps characteristics of a conventional MOSFET with planar gate 
having the same geometry and structure of the fabricated device.
estimated from the linear region of the characteristics, has been found to be 60 mohm. cm2 
at 9 V gate bias and it almost saturates beyond this gate bias. The specific on-resistance 
can be further reduced by reducing the channel length. The transconductance has been
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found lo he 1.5 mmho. a! 6 V gate bias. The breakdown voltage of the fabricated devices 
ranges from 30 V 35 V. From the observed I-V  characteristics, it is apparent that the 
observed I-V  curves are found to deviate from the ideal characteristics as shown in 
Figure 3b. The measured I-V  characteristics exhibits the following deviations from the 
ideal characteristics : (1) In the saturation region of the I-V  characteristics, the drain 
current In increases almost linearly with VDSl with a finite slope instead of being 
independent of VDS for a particular VGS. (2) The channel is more conducting even for 
negative gate bias voltage, thus reducing the threshold voltage to a negative value. This is 
perhaps due to the presence of high density of trapped charges at the S i02-Si interface [91, 
which can be removed by shallow Boron implant at the channel.
To model the above observed deviations of the I-V  characteristics of the truncated 
V-groove MOSFETs from the ideal case, we have considered a ideal MOS structure 
represented by Ml in Figure 4. The MOS structure Ml has a planar gate configuration 
because of the simplicity of the structure in terms of mathematical modelling anfl also 
closeness of the structure to the fabricated device. An equivalent circuit shown in Figure 4 
has been proposed incorporating parasitic components Rd, Rs and Rshi to account for the 
observed characteristics.
Figure 4. Equivalent circuit of the fabricated device including the parasitic 
resistance components
Using circuit simulator, SPICE [10], the above equivalent circuit has been solved 
and the simulated I-V  results have been found to be in good agreement with the observed
I-V  measurements as shown in Figure 5. In the proposed model, shown in Figure 4, the 
ideal MOSFET Ml has been shown. In the MODEL card of M l, the channel-length 
modulation factor LAMBDA is negligible and resistances RD and RS of the SPICE model 
card have been the calculated values from RSH, and NRD and NRS parameters obtained 
from the device geometry and diffussion parameters. The shunt resistance RDS has been 
chosen to be zero. The model level has been restricted to LEVEL = 2, since we are mainly 
concerned with long channel devices. The gate oxide thickness is 1000 A and the effective 
electron mobility of the channel is 350 cm2/V-sec. The other parameters in the MODEL 
card has been incorporated directly from the device and material parameters of Si of the
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fabricated device. Among the other device card parameters, the channel length (L) and the 
width ( W ), of the fabricated devices has been included.
Figure 5. SPICE simulated d.c. characteristics of the equivalent circuit
It is well known that the MOS transistor channel is associated with two series 
parasitic resistances, one associated with the source and the other with the drain. Each of 
this resistance is composed of three components : (a) the resistance of the main body of the 
a/+ region, (h) the resistance of the metal contact to the n+ region and (c) the resistance 
associated with the crowding of the current flow lines as the carriers move from the n+ 
region to the thin inversion region. The contribution from the first component has been 
already incorporated in the SPICE model of MOSFET (RS and RD). The contributions 
from the other two components has been incorporated in the equivalent circuit of Figure 4 
as R s and R d in the form of two effective parasitic resistances. The presence of high contact 
resistance (included in R s and R d) is due to the larger areas of the contact holes for the 
source and the drain. However, it is very difficult to calculate accurately the resistance due 
to the crowding effect for this specific structure of the device, which is only possible with a 
3-D general purpose device simulator. But the experimental observations reveals the 
presence of V?s and R j  within the intrinsic device model. The effective shunt resistance/?^, 
between the actual source and drain terminal in the equivalent circuit accounts for the linear 
increase of the drain current with the drain to source voltage in the saturation region. Hence, 
irom the experimental observation, the values of /?4, R d and R& (40 12, 40 f t  and 4 K12 
respectively) are selected to model the observed characteristics. So, in general, the I - V  
equation of the MOSFET with parasitic components can be written as 1 12]
 ^D  ~ 7 + 0(V
V n o C ox W  f
V'os-VV) ^ 1
(Vos ~  V r > < V „  ~  W  -  (V p * ~ 2-P f r )2
+ Gp(VDS- I DRp), (1)
where fi„„ is the low field electron mobility in the channel, CM is the gate oxide capacitance 
per unit area, 6 is the mobility degradation factor, VT is the threshold voltage, Rp is the total 
series parasitic resistance and G„ is the substrate conductance to account for the parasitic 
substrate current.
Due to impact ionization, the channel electrons create electron hole pairs in the drain 
depletion region and some of the resulting holes then flow to the substrate creating a 
substrate current. This ’ Itage dependent substrate cun-enl is then given by
l Sub = \' V / i ) V * DS V Dsat)e ’ V 1
where Aj and Bf are related to the impact ionization coefficient a  and electric field E as 
a  = and it plays an important role in determining the output characteristics of a
MOSFET [ 11J. The above equation can be further simplified as
h u b  =  A ) +  ^1 VD S  +  A 2 V GS +  ^ 3 ^ 0 5  +  ^ 4 V d S ^ G S  +  ^ 5 ^ C S  +  '' ’’
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where A0, A x etc. are constants for a specific device. This above phenomena is responsible 
for the incorporation of a finite shunt.resistance in the model. We find from Figure 5 that in 
our case a voltage independent shunt resistance Rsh is the predominant factor. The output 
characteristics can be modelled accurately by introducing voltage dependent non-linear 
resistances. However, other factors such as edge effects at the gate terminals as well as 
effects from the U-groove corners will also become important to explain the output 
characteristics in addition to the above mentioned resistances.
The breakdown voltage of a U-grooved MOS is expected to be higher than a 
standard MOSFET, since the punch-through voltage which is given as [2]
In
(rj + L)
(4)
is improved due the lower value of the junction radius of curvature (rj). In the above 
expression, L is the effective channel length and fo is the barrier height. For the present 
case, the measured breakdown voltage is not very large, but can be improved by better 
control of groove oxide thickness and other related parameters.
4. Conclusions
Lateral MOSFETs with modi lied truncated V-groove in the form of 'U' structured gate, has 
been fabricated using four masks only. The processing steps are simple and can be 
integrated with other components in an integrated circuit. The measurements of the 
different electrical parameters indicate that these transistors will perform well as Power 
MOSFETs in low voltage applications. The breakdown voltage of the device is expected to 
be larger than conventional MOSFET structures due to the presence of the groove comers. 
There is further scope of improvement of the breakdown voltage by better control of the 
gate oxide thickness at the termination points of the two different oriented surfaces and also
Fabrication and characterisation oj U  groove power M O S F E T 17by removing the undulations present at the walls of the groove through controlled etching. 
The SPICE modelling shows that some unwanted parasitic components are active in 
determining some of the electrical parameters.
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